Verilog by Example: A Concise Introduction for FPGA Design - Blaine Readler - Bøger - Full ARC Press - 9780983497301 - 19. april 2011
Ved uoverensstemmelse mellem cover og titel gælder titel

Verilog by Example: A Concise Introduction for FPGA Design

Blaine Readler

Pris
zł 109,90

Bestilles fra fjernlager

Forventes klar til forsendelse 28. - 31. jul.
Tilføj til din iMusic ønskeseddel
Eller

Verilog by Example: A Concise Introduction for FPGA Design

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.


black & white illustrations

Medie Bøger     Paperback Bog   (Bog med blødt omslag og limet ryg)
Udgivet 19. april 2011
ISBN13 9780983497301
Forlag Full ARC Press
Antal sider 124
Mål 229 × 151 × 11 mm   ·   200 g
Sprog Engelsk  

Vis alle

Mere med Blaine Readler