Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Bøger - LAP LAMBERT Academic Publishing - 9783847336778 - 5. januar 2012
Ved uoverensstemmelse mellem cover og titel gælder titel

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Shoab Ahmed Khan

Pris
Kč 1.697

Bestilles fra fjernlager

Forventes klar til forsendelse 17. - 23. jul.
Tilføj til din iMusic ønskeseddel
Eller

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Medie Bøger     Paperback Bog   (Bog med blødt omslag og limet ryg)
Udgivet 5. januar 2012
ISBN13 9783847336778
Forlag LAP LAMBERT Academic Publishing
Antal sider 184
Mål 150 × 11 × 226 mm   ·   292 g
Sprog Tysk  

Vis alle

Mere med Shoab Ahmed Khan