A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Bøger - LAP LAMBERT Academic Publishing - 9783848423248 - 21. marts 2012
Ved uoverensstemmelse mellem cover og titel gælder titel

A Hdl & Verilog Code: Simulated Output

Pris
DKK 450

Bestilles fra fjernlager

Forventes klar til forsendelse 1. - 7. okt.
Modtag notifikation om nye Manjunatha S. udgivelser
Tilføj til din iMusic ønskeseddel
eller

Ikke bedømt endnu

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Medie Bøger     Paperback Bog   (Bog med blødt omslag og limet ryg)
Udgivet 21. marts 2012
ISBN13 9783848423248
Forlag LAP LAMBERT Academic Publishing
Antal sider 132
Mål 150 × 8 × 226 mm   ·   215 g
Sprog Tysk