Fortæl dine venner om denne vare:
Advanced HDL Synthesis and SOC Prototyping Taraate 1st ed. 2019 edition
Pris
DKK 1.405
Bestilles fra fjernlager
Forventes klar til forsendelse 7. - 13. jan. 2026
Julegaver kan byttes frem til 31. januar
Tilføj til din iMusic ønskeseddel
eller
Advanced HDL Synthesis and SOC Prototyping
Taraate
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.
795 pages, 80 Illustrations, color; 60 Illustrations, black and white; V, 795 p. 140 illus., 80 illu
| Medie | Bøger Bog |
| Udgivet | 18. januar 2019 |
| ISBN13 | 9789811087752 |
| Forlag | Springer Verlag, Singapore |
| Antal sider | 307 |
| Mål | 150 × 220 × 20 mm · 639 g |
![Cover for Taraate · Logic Synthesis and SOC Prototyping (Bog) [1st ed. 2020 edition] (2020)](https://imusic.b-cdn.net/images/item/original/138/9789811513138.jpg?taraate-2020-logic-synthesis-and-soc-prototyping-bog&class=scaled&v=1604495806)